CMOS Class-C VCO Design Using Open Loop Analysis
نویسندگان
چکیده
This paper presents a design method of LC cross-coupled oscillators using a large signal S-parameter open loop approach instead of typical negative resistance methodology presented in the literature. The open loop technique allows extraction of loaded quality factor of the complete oscillator circuit and observe how oscillation conditions change with increasing oscillator signal amplitude. As a result, highly non-linear modes of oscillator operation (class-C in this case), can be analysed without necessity of conducting time consuming transient simulations. The presented method is not technology specific and allows fast calculations under changing bias conditions. The simulated class-C 130 nm CMOS oscillator operates at 5 GHz from a reduced power supply of 350 mV, achieving average SSB phase noise better than -115 dBc/Hz at 1 MHz offset from the carrier, using a relatively low loaded quality factor (QL ≈ 10) LC resonator. The presented VCO has tuning range of 280 MHz to compensate for process and temperature variations. In steady state, MOSFET devices in the oscillator operate in class-C i.e. for VGS <Vth, resulting in low power consumption of less than 0.5 mW RMS.
منابع مشابه
Using Large Signal S-parameters to Design Low Power Class-b and Class-c Cmos Cross-coupled Voltage Controlled Oscillators
This article presents a method for design of cross-coupled LC oscillators using open-loop technique and large signal scattering matrix parameters (S-parameters) in place of well known and established negative resistance approach. Thanks to the open-loop methodology, the main circuit parameters such as loaded quality factor, steady-state oscillation amplitude and signal frequency under large sig...
متن کاملDesign, Analysis and Total Ionization Dose Test of a 3GHz Voltage-Controlled-Oscillator
Voltage Control Oscillator (VCO) is one of the most sensitive components in Phase-locked loops (PLLs). This paper presents the design, analysis and total ionization dose (TID) measurement results of a 3GHz VCO designed and implemented using a commercial 0.25μm Silicon-on-Sapphire (SOS) CMOS process. First, we present the TID effects on single NMOS and PMOS transistors made in a test chip using ...
متن کاملDesign and Analysis of Low Power Phase Locked Loop Based Frequency Synthesizer using Cadence Tool
The CMOS PLL based Frequency Synthesizer is a vital role in Receiver front end Sub component. The main objective of this paper is to design a high frequency of oscillation, less phase noise and power efficient PLL. In general, the PLL contains PFD, Loop Filter, VCO and Frequency Divider. The VCO is a critical component in Phase Locked Loop for low power CMOS designs. Here the Source Coupled VCO...
متن کاملDesign and Simulation of an X Band LC VCO
In this paper, a systematic method for the circuit parameters design of a monolithic LC Voltage Controlled Oscillator (VCO) is reported. The method is based on the negative resistance generation technique. As a result, a VCO has been designed in 0.18um CMOS technology using a conventional VCO structure to obtain the optimum values for the phase noise and power consumption. The simulation result...
متن کاملDesign of Low power, Low Jitter Ring Oscillator Using 50nm CMOS Technology
A modif ied ring oscillator presented in this paper. The voltage control oscillator is designed and simulated in 50nm CMOS technology. The frequency of oscillation of the VCO is 2.6GHz with 0.064 mW power dissipation and the center drain current of 64uA is us ed. Tuning range is of 72% and the jitter is of 39.8pS. Index Terms Voltage Controlled Oscillator (VCO), power dissipation, jitter, tunin...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2012